Towards Exascale Computing

Yutaka Ishikawa University of Tokyo RIKEN AICS

Outline of This Talk

- Activities in U. of Tokyo and Riken AICS
 - Many-core based PC Cluster
 - System Software Stack
 - Prototype System
- Rethinking of How to use MPI Library in state-of-theart supercomputers
 - Are MPI_Isend/MPI_Recv really help for overlapping programming ?



Variations of Many-core based machines





Many-core chip connected to system bus Not existing so far



Many-core only Not existing fo far



Post T2K System Image: Requirements

- Both requirements of large data analysis and number crunching applications must be satisfied.
 - Performance of I/O
 - Performance of floating point operations
 - Parallel Performance



Post T2K System Image: Execution Image

- Both requirements of large data analysis and number crunching applications must be satisfied.
 - Performance of I/O
 - Performance of floating point operations
 - Parallel Performance

Co-execution of 2 types of job within partition

ManyCores: Number crunching application Host CPU is used for file I/O and memory swap

Host CPUs: I/O intensive application



Post T2K System Image: Execution Image

- Both requirements of large data analysis and number crunching applications must be satisfied.
 - Performance of I/O
 - Performance of floating point operations
 - Parallel Performance

One Job execution within partition

ManyCores: Computation and Communication

Host CPUs: Memory Share/Swap & Communication & I/O



Post T2K System Image: Execution Image





In case of Non-Bootable Many Core

- AAL (Accelerator Abstraction Layer)
 - Provides low-level accelerator interface
 - Enhances portability of the micro kernel
- IKCL (Inter-Kernel Communication Layer)
 - Provides generic-purpose communication and data transfer mechanisms
- SMSL (System Service Layer)
 - Provides basic system services on top of the communication layer
 Provides basic system services on top of the Yutaka Ishikawa @ University of Tokyo/RIKEN AICS

In case of Bootable Many Core



Design Criteria

- Cache-aware system software stack
- Scalability
- Minimum overhead of communication facility
- Portability



In case of Non-Bootable Many Core



- Because manycores have small memory
 caches and limited memory
- IKCI bandwidth, the footprint in the cache
 - during both user and system program executions should be minimized.
- SMSL (System Service Layer)
 - Provides basic system services on top of the Communication layer
 Yutaka Ishikawa @ University of Tokyo/RIKEN AICS





Design Criteria

- Cache-aware system software stack
- Scalability

ata

- Minimum overhead of communication facility
- Portability



In case of Non-Bootable Many Core



One of the scalability issues results from enlarging the internal data structures to manage resources for not only local node but also other nodes. A new resource management technique should be designed.

 Provides basic system services on top of the communication layer
 Yutaka Ishikawa @ University of Tokyo/RIKEN AICS





Design Criteria

- Cache-aware system software stack
- Scalability

data

- Minimum overhead of communication facility
- Portability



In case of Non-Bootable Many Core

- AAL (Accelerator Abstraction Layer)
 - Provides low-level accelerator interface
 - Minimum overhead of communication between cores as well as direct memory access between manycore units is required s for strong scaling.

بمأمعت مطلكم ببلالاطم

Infiniband

Design Criteria

- Cache-aware system software stack
- Scalability

ata

- Minimum overhead of communication facility
- Portability

In case of Bootable Many Core



Provides basic system services on top of the Yutaka Ishikawa @ University of Tokyo/RIKEN AICS communication layer



In case of Non-Bootable Many Core

- AAL (Accelerator Abstraction Layer)
 - Provides low-level accelerator interface
 - Enhances portability of the micro kernel
- IKCL (Inter-Kernel Communication Layer)

Easy software migration from cluster

- SMS systems must be hold.
 - Provides basic system services on top of the Communication layer
 Yutaka Ishikawa @ University of Tokyo/RIKEN AICS

In case of Bootable Many Core



Design Criteria

- Cache-aware system software stack
- Scalability

ita

- Minimum overhead of communication facility
- Portability

Current Status

- SMSL, AAL, and IKCL Taku Shimosawa (Ph.D student)
- **HIDOS Prototype Kernel** •
 - Taku Shimosawa (Ph.D student)
- **Direct Communication in MIC**
 - Min Si (Master student)
- Paging system and file I/O
 - Yuki Matsuo (Bachelor student)
- **MEE: Many Core Emulation** Environment for developers who cannot access MIC Taku Shimosawa (Ph.D student)



DCFA: Direct Communication Facility for Accelerator

Communication in GPU

- An accelerator is a PCI-Express device, and thus it cannot configure/initialize another device such as a communication device
- Though the PCI-Express address is known by a GPU, the GPU cannot issue commands to a communication device.
- The Mellanox GPU Direct technology does not provide direct communication between GPUs, but data is copied to memory in Host CPU and then transferred to remote Host, ...

Communication in MIC

- If MIC knows the PCI-Express address of a communication device, it may issue commands to that device.
- However, MIC cannot receive signals from PCI-Express devices.



(Direct Communication Facility for Accelerator) Designed and implemented at U. of Tokyo



 Misunderstanding the semantics of MPI_Isend / MPI_Irecv primitives



 Misunderstanding the semantics of MPI_Isend / MPI_Irecv primitives



 Misunderstanding the semantics of MPI_Isend / MPI_Irecv primitives



Progression of data transfer is postponed until calling MPI functions such as MPI_Waitall

Rendezvous Protocol

• See the left-hand side figure

Persistent Communication

MPI_Recv_init(buf, count, MPI_DOUBLE, src, tag								
	MPI_COMM_WORLD, &req[1]);							
	MPI_Send_init(buf, count, MPI_DOUBLE, dest, tag,							
	MPI_COMM_WORKD, &req[0]);							
	for $(I = 0;)$ {							
	/` Computation `/							
	MPI_Startall(2, req);							
1								

/* Computation */

MPI_Waitall(2, req, stat);

for	() {
	/* Computation */
	MPI_Irecv(buf, count, MPI_DOUBLE, src, tag, MPI_
	COMM_WORKD, &req[0]);
	MPI_Isend((buf, count, MPI_DOUBLE, dest, tag, M
	PI_COMM_WORLD, &req[1]);
	/* Computation */
	MPI_Waitall(2, req, stat);

MPI_Recv_init, MPI_Send_init:

Initialization of send and receive points. The request structures returned by those functions are used to issue actual communication

MPI_Start/MPI_Startall: Issue actual communication specified by request structures

Persistent Communication

MPI_Recv_	init(buf, count, MPI_DOUBLE, src, tag,
	MPI_COMM_WORLD, &req[1]);
MPI_Send_	init(buf, count, MPI_DOUBLE, dest, tag,
	MPI_COMM_WORKD, &req[0]);
for $(I - 0)$	\ { }

/ Computation `/

MPI_Startall(2, req);

/* Computation */

MPI_Waitall(2, req, stat);

MPI_Recv_init, MPI_Send_init:

Initialization of send and receive points. The request structures returned by those functions are used to issue actual communication MPI_Start/MPI_Startall:

Issue actual communication specified by request structures

Since all communication patterns have been known at the MPI_Start/MPI_Startall, we can utilize communication hardware

In K computer and Fujitsu FX-10, commercialize version of K, there are 4 DMA engines for communication



Low-latency RDMA based communication is realized in the persistent communication feature

Persistent Communication



MPI_Send_init, MPI_Recv _init, MPI_Start, MPI_Start all, MPI_Wait, MPI_Waitall are replaced using the MPI profiling feature.

The same program ran in both the RDMA-based implementation and the original one

- Activities in U. of Tokyo and Riken AICS
 - Many-core based PC Cluster
 - System Software Stack
 - Prototype System
- Rethinking of How to use MPI Library in state-of-theart supercomputers
 - Are MPI_Isend/MPI_Recv really help for overlapping programming ?
 - Persistent Communication should be used instead of MPI_Isend/MPI_Recv

Strategic Direction/Development of HPC in JAPAN



Strategic Direction/Development of HPC in JAPAN



Required Systems to carry out Science Results by 2020

•	 Four types of process or architectures bave been considered 		CF	CPU					
	– General purpose (GP)	e.g., Vector machines		Total (Performa PotaEL (CPU Total Ince Ba	Memory 7 andwidth	Fotal Memory Capacity PotaByto		
	 Capacity-bandwidth oriented (CB) 			200~	400	20~40	20~40		
	 Reduced-memory (RM) 	e.g., using SOC	СВ	50~	100	50~100	50~100		
	– Throughput-oriented (TP)	e.g., GPU	RM	500~I	000 2	50~500	0.1~0.2		
•	Projection of 2018's systems i	f	ТР	1000~2	000	5~10	5~10		
	industries continue to develop Network								
	their technologies without		Injection	P-to-P	Bisection	Minlatency	Max latency		
	driving national projects	High-radix (Dragonfly)	32 GB/s	32 GB/s	2.0 PB/s	200 ns	s 1000 ns		
	Constraints:	Low-radix (4D Torus)	128 GB/s	16 GB/s	0.13 PB/s	100 ns	s 5000 ns		
	20 to 30MW electricity								
	2000m^2 and 2000m^2			Total	Capacity	Total Ba	ndwidth		
	2000m ² space			I EB		IOTB/s			
Source: "Report on Strategic Direction/Development of HPC"				100 times larger than main memory		Bandwidth to save all data in main memory to disks within 1000			

seconds

Required Systems to carry out Science Results by 2020



A detailed report will be available in the end of March

TP

RM

GP

CB

Concluding Remarks

- Two-year Feasibility Study will start at FY2012
 - About three groups will be selected
- After that, the government will decide developments